Design a FIR Filter in an FPGA in 30 mins using High Level Synthesis

I’ve been working with Xilinx’s new High Level Synthesis tools built into Vivado. I’m slowly working on posting some more complete tutorials. In the mean-time here is a simple tutorial about making a Finite Impulse Response Filter on a real ADC/DAC board .

Leave a Comment

Your email address will not be published. Required fields are marked *

Scroll to Top